Dynamic Binary Translation for Generation of Cycle Accurate Architecture Simulators

Institut für Computersprachen Technische Universtät Wien Austria

Andreas Fellnhofer Andreas Krall David Riegler

Part of this work was supported by OnDemand Microelectronics and the Christian Doppler Forschungsgesellschaft

Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

October 28, 2008 1 / 1



Previous Projects

- incremental compilers
- static assembly language instrumentation
- Molecule (ATOM clone)
- STonX
- CACAO
- bintrans
- reverse compilation (DSP VLIW to C)
- compiled cycle accurate instruction set simulation
- iboy

STonX

- AtariST on X windows
- generated 68k instruction set emulator
- work on binary translation unfinished

CACAO

- JIT-only Java Virtual Machine
- ultra-fast basic compiler
- recompilation with optimizations
- on-stack replacement
- deoptimization when assumptions become invalid


bintrans

- generator for user mode binary translators
- LISP like source and target architecture specification
- direct translation of blocks/traces without intermediate representation
- hybrid fixed register mapping and local register allocation
- local register liveness analysis with global propagation between different runs
- 1.8 to 2.5 overhead compared to native code

iboy

- gameboy emulator for iPod
- full system level cycle accurate emulation
- uses only dynamic binary translation
- self modifying code leads to recompilation of basic block
- template based generated compiler
- local flag constant propagation and liveness analysis
- ROM/RAM code caches

Overview



Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

Architecture Description Language

- mostly structural
- xml syntax
- graphical user interface available
- no redundant information
- MIPS R2000 specification is about 1000 lines

Architecture Description Example

```
<Operation name="addu" syntax="op3_s" >
<Syntax syntax="op3_s" token="op" value="addu" />
<Body>
<add a="Rs_i" b="Rt_i" d="Rd_o" o="overflow" c="carry"/>
</Body>
</Operation>
```

◆□▶ ◆帰▶ ◆臣▶ ◆臣▶ ─臣 ─の�?

10 / 1


Simulator Basics

- generated mixed interpreting/translating simulator
- translation of blocks and traces
- common IR for interpreter and translator
- backend is LLVM just-in-time compiler
- own and LLVM optimizations used

Differences to Standard Binary Translation

- cycle accurate simulator
- full system simulation
- simulation of in-order pipelined architectures
- instructions cross basic block borders


Overlapping Instructions



3

イロト イポト イヨト イヨト

Similar Predecessor Blocks




Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

October 28, 2008


Basic Block Duplication



Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

Trace Formation




Optimizations

- LLVM optimizations (e.g. constant propagation, dead store elimination)
- local copy of global values
- linking of basic blocks
- constant forward optimization
- LLVM JIT very slow (mostly instruction selection)

通 ト イヨ ト イヨト

Simulation Speed MIPS



Andreas Krall (TU Wien)


Dynamic Binary Translation for Generation of

October 28, 2008

- 31

18 / 1

Simulation Speed CHILI



Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of


October 28, 2008

- 34


イロト イポト イヨト イヨト

19 / 1

Breakdown of Simulation Cycles MIPS



Breakdown of Simulation Cycles CHILI



Andreas Krall (TU Wien)


Dynamic Binary Translation for Generation of

21 / 1

э

Empirical Evaluation


Compile and overall Run Time MIPS



22 / 1

Empirical Evaluation


Compile and overall Run Time CHILI



23 / 1

3

Performance with increasing Simulation Time CHILI



Andreas Krall (TU Wien)


Dynamic Binary Translation for Generation of

October 28, 2008

< ロ > < 同 > < 三 > < 三

24 / 1

Simulation Speed with different Compilation Thresholds




Dynamic Binary Translation for Generation of

3

Image: A math a math

25 / 1

Optimized Block Linkage MIPS




Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

26 / 1

э

Optimized Block Linkage CHILI




э

27 / 1

Empirical Evaluation

Local Copy of Global Values MIPS




Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

October 28, 2008

28 / 1

Local Copy of Global Values CHILI



Andreas Krall (TU Wien)


Dynamic Binary Translation for Generation of

October 28, 2008

29 / 1

Empirical Evaluation

Forwarding Optimization MIPS



Andreas Krall (TU Wien)

Dynamic Binary Translation for Generation of

October 28, 2008

イロト イポト イヨト イヨト

30 / 1

Conclusion

- cycle accurate simulation rises additional problems
- binary translation is efficient
- LLVM JIT is slow