ICS/Eindhoven University of Technology

Softward

Limited Address Range Architecture for Reducing Code Size in Embedded Processors

Qin Zhao, Bart Mesman, Henk Corporaal Eindhoven University of Technology, The Netherlands Philips Research Laboratories, The Netherlands

ternational Workshop on

Introduction

- The proposed architecture: LAR
- Sequential code generation for LAR

 Annotated Conflict Graph(ACG)

Workshop

Softwar

- The integrated approach
 - Annotated Worst-Case Conflict Graph(AWCCG)
- Experimental results
- Conclusions and future work

Introduction

- Code size, power consumption of embedded cores must be small since they are on chip
- Irregularities in architectures
 - Difficult for efficient code generation
- Clustered register file vs. central register file
 Advantage: small code size, power consumption
- Disadvantage: extra hardware, copy operations
 Phase coupling in code generation
 - Sequential phases may generate inefficient code
 - Integrated approach potentially offers better solutions

71* International Workshap on Sollware and

- Introduction
- The proposed architecture: LAR
- Sequential code generation for LAR

 Annotated Conflict Graph(ACG)

7th International Workshop on Software and

- The integrated approach
 - Annotated Worst-Case Conflict Graph(AWCCG)
- Experimental results
- Conclusions and future work



Introduction

- The proposed architecture: LAR
- Sequential code generation for LAR

 Annotated Conflict Graph(ACG)
- The integrated approach

 Annotated Worst-Case Conflict Graph(AWCCG)
- Experimental results
- Conclusions and future work



























Introduction

- The proposed architecture: LAR
- Sequential code generation for LAR Annotated Conflict graph(ACG)
- The integrated approach - Annotated Worst-Case Conflict Graph(AWCCG)
- Experimental results
- Conclusions and future work

central LAR % [S] [S_o] T[a) [S] [S_o] ar_finer_1.16 382 306 78.57 5 2 0.07 5 2 wdeft_127 476 398 83.61 6 2 0.07 6 2 tdxc1_220 714 568 82.35 9 5 rnf 9 5 tdxc1_4.11 714 568 62.35 9 6 inf 9 6	T(s) 0.09 0.12
ar_fiker_118 382 306 78.57 5 2 0.07 5 2 wdef_127 476 386 83.61 6 2 0.07 5 2 kbc1_220 714 588 82.55 9 5 ref 9 5 kbc1_241 714 588 82.35 9 6 knf 9 6 vbc1_4.11 714 588 82.35 9 6 knf 9 6	0.09
wdelf_127 476 398 83.61 6 2 0.07 6 2 fddt_220 714 588 82.35 9 5 inf 9 5 fddt_411 714 588 82.35 9 6 inf 9 6 fddt_411 714 588 82.35 9 7 0.09 0 7	0.12
fdct_2.20 714 588 82.35 9 5 inf 9 5 fdct_4.11 714 588 82.35 9 6 inf 9 6 rdct_4.11 714 588 82.35 9 6 inf 9 6	
fdct_4,11 714 588 82.35 9 6 inf 9 6	4.95
10C1_4,11 /14 388 82.33 0 7 0.00 7	0.35
9 7 0.20 9 7	0.37
12 7 0.95 12 7	no
loef_2,15 952 952 100 12 8 inf 12 8	1.43
12 9 0.2 12 9	no
loef_4,11 952 952 100 12 9 inf 12 9	0.89
8 4 inf 8 4	1.28
chen_2,15 680 560 82.35 8 5 0.24 8 5	4.28
9 3 0.22 9 3	no
	0.24
	0.04

• Conclusions and future work

- Conclusions

• New encoding style for reducing code size

7¹⁴ International Workshap an Software and

- No extra hardware, no extra move operations
 Corresponding code generation techniques
 ACG for range constraints

- AWCCG solves phase coupling problem

- Future work

- More versatile architectures
- Combine with the operation assignment phase