



An open source implementation of the  
Vienna Architecture Description Language

Florian Freitag, Linus Halder, Benedikt Huber  
Benjamin Kasper, Michael Nestler, Kevin Per  
Matthias Raschhofer, Alexander Ripar, Johannes Zottele

**Andreas Krall**

Compilers and Languages, TU Wien

April 24th 2025

# Outline

- Motivation
- Vienna Architecture Description Language (VADL)
- OpenVADL Overview
- Implementation
- Preliminary Results

- why another Processor Description Language (PDL) ?
- shortcomings of existing PDLs
  - no separation of concerns (intermingled specifications)
  - often single purpose
  - redundant specifications if multi purpose
  - verbose and error prone
  - slow simulators, compilers, hardware
- hardware processor specifications extremely complex
- compiler specifications extremely complex (GCC, LLVM, GraalVM, V8, ART)
- compilers only support few architectures
- need for a single concise architecture specification for compiler, assembler & linker, (cycle approximate) simulator, hardware, testing, documentation

- VADL is a PDL
- single concise specification without redundancy
- automatic generation of compiler, assembler & linker, simulators and hardware
- syntactic higher order macro system
- tensor and VLIW specifications
- strict separation of Instruction Set Architecture (ISA) and Micro Architecture (MiA)
- MiA specification on a high abstraction level
- Application Binary Interface (ABI) specification
- processor configuration specification


# Instruction Set Architecture


```
1 instruction set architecture RV32I = {
2
3     constant Size = 32           // architecture size is 32 bits
4
5     using Byte     = Bits< 8 > // 8 bit Byte
6     using Inst    = Bits< 32 > // instruction word type
7     using Regs    = Bits<Size> // register word type
8     using Index   = Bits< 5 > // 5 bit register index type for 32 registers
9     using Addr    = Regs       // address type is equal to the register type
10
11     [zero : X(0)]             // register with index 0 always is zero
12     register X : Index -> Regs // integer register file with 32 registers
13     memory MEM : Addr -> Byte // byte addressed memory
14     program counter PC : Addr // PC points to the start of an instruction
15
16     // formats ...
17     // models ...
18     // model invocations ...
19
20 }
```

# Format, Model and Model Invocation

```
1 format Itype : Inst = // immediate instruction format
2   { imm      : Bits<12>           // [31..20] 12 bit immediate value
3     , rs1     : Index             // [19..15] source register index
4     , funct3  : Bits<3>          // [14..12] 3 bit function code
5     , rd      : Index             // [11..7] destination register index
6     , opcode   : Bits<7>          // [6..0] 7 bit operation code
7     , immS    = imm as SInt<Size> // sign extended immediate value
8   }
9
10 // macro for immediate instructions with name, operator, type and opcode
11 model Immlnstr (name: Id, op: BinOp, type: Id, funct3: Bin) : IsaDefs = {
12   instruction $name : Itype =
13     X(rd) := (X(rs1) as $type $op immS as $type) as Regs
14   encoding $name = {opcode = 0b001'0011, funct3 = $funct3}
15   assembly $name =
16     (mnemonic, " ", register(rd), " ", register(rs1), " ", decimal(imm))
17 }
18
19 $Immlnstr (ADDI ; + ; SInt ; 0b000) // add immediate
20 $Immlnstr (ANDI ; & ; SInt ; 0b111) // and immediate
21 $Immlnstr (ORI ; | ; SInt ; 0b110) // or immediate
22 $Immlnstr (XORI ; ^ ; SInt ; 0b100) // exclusive or immediate
23 $Immlnstr (SLTI ; < ; SInt ; 0b010) // set less than immediate
24 $Immlnstr (SLTIU; < ; UInt ; 0b011) // set less than immediate unsigned
```


# OpenVADL Overview






- macros have to be defined before their first use
- constant evaluation on demand
- symbol resolution depends on type checking
- generation of type & annotation checking work in progress
- generation of reference manual planned

# VADL Intermediate Architecture Model (VIAM)




VIAM behavior graph of the RISC-V ADDI instruction

# QEMU Frontend Generation




- operation decomposition (mapping to 32/64 bit operation)
- side effect scheduling (register / PC writes)
- scheduling reads before writes
- TCG expression scheduling (translation / run time evaluation)
- branch lowering
- operation lowering

# Compiler Generator




# Generated Assembler




- pred-LL( $k$ ) parsing algorithm
- mnemonic / operand vector matched against table of instructions
- LLVM machine code emitter framework

# Preliminary Results QEMU Simulator



generated QEMU on average 23% faster than upstream

# Preliminary Results LLVM Compiler



generated compiler on average 14% slower than upstream

# Conclusion

- enhanced and improved open source implementation of VADL
- architecture synthesis and dependent tools work in progress
- a lot of additional work necessary to improve and complete
- our group is too small for complete development
- we are seeking for cooperation
- <https://openvadl.org>
- <https://github.com/openvadl>

**Thank You**

# Application Binary Interface

```
1 application binary interface ABI for RV32I = {
2     alias register ra = X(1)
3     alias register sp = X(2)
4 //alias register ...
5
6     return address      = ra
7     stack pointer       = sp
8     global pointer      = gp
9     frame pointer       = fp
10    thread pointer      = tp
11
12    return value        = a{0..1}
13    function argument   = a{0..7}
14
15    caller saved = [ a{0..7}, t{0..6} ]
16    callee saved = [ ra, gp, tp, fp, s{0..11} ]
17
18    constant sequence( rd : Bits<5>, val : SInt<32> ) = {
19        LUI { rd = rd, imm = hi( val ) }
20        ADDI { rd = rd, rs1 = rd, imm = lo( val ) }
21    }
22 }
```

# Assembly Description

```
1 directives = {           // rename assembly directives
2     ".word" -> BYTE4
3     ".quad" -> BYTE8
4 }
5
6 modifiers = {           // modifiers for relocations
7     "lo" -> RV32I::lo12,
8     "hi" -> RV32I::hi20
9 }
10
11 grammar = {
12     ImmediateInstructions @instruction :
13         mnemonic = ImmlnstrId @operand
14         rd = Register @operand ","
15         rs1 = Register @operand ","
16         imm = ImmediateOperand ;
17     ImmlnstrId :
18         "ADDI" | "ANDI" | "ORI" | "XORI" | "SLTI" | "SLTIU" ;
19 }
```

# Micro Architecture

```
1 stage FETCH->(fr:FetchResult)={  
2     fr := fetchNext  
3 }  
4  
5 stage DECODE->(ir:Instruction)={  
6     let instr = decode(FETCH.fr) in  
7     {  
8         instr.read( @X )  
9         ir := instr  
10    }  
11 }  
12  
13 stage EXECUTE->(ir:Instruction)={  
14     let instr = DECODE.ir in {  
15         if( instr.unknown ) then  
16             raise invalid  
17         else {  
18             instr.compute  
19             instr.verify  
20             instr.write( @PC )  
21         }  
22         ir := instr  
23     }  
24 }
```

Listing 1: Fetch, Decode and Execute Stage

```
1 stage MEMORY->(ir:Instruction)={  
2     let instr = EXECUTE.ir in {  
3         instr.write( @MEM )  
4         instr.read( @MEM )  
5         ir := instr  
6     }  
7 }  
8  
9 stage WRITE_BACK = {  
10    let instr = MEMORY.ir in {  
11        instr.write( @X )  
12    }  
13 }
```

Listing 2: Memory and Write-Back Stage